Carregant...
Carregant...

Vés al contingut (premeu Retorn)

INFORMER: an integrated framework for early-stage memory robustness analysis

Autor
Ganapathy, S.; Canal, R.; Alexandrescu, D.; Costenaro, E.; Gonzalez, A.; Rubio, A.
Tipus d'activitat
Document cientificotècnic
Data
2013-09-30
Codi
UPC-DAC-RR-ARCO-2013-23
Projecte finançador
MICROARQUITECTURA Y COMPILADORES PARA FUTUROS PROCESADORES II
Resum
In this paper, we propose a fullyautomated tool - INFORMER that helps high-level designers estimate memory reliability metrics rapidly and accurately. The tool relies on accurate circuit-level simulations of failure mechanisms such as ageing, soft-errors and parametric failures. The obtained statistics can then help couple low-level metrics with higher-level design choices.
Paraules clau
Desig-Space, Fault-Tolerance, SRAM, Tool, Yield
Grup de recerca
ARCO - Microarquitectura i Compiladors
ROBiri - Grup de Robòtica de l'IRI

Participants