Carregant...
Carregant...

Vés al contingut (premeu Retorn)

Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping

Autor
Suárez, D.; Ferrerón, A.; Montesano, L.; Monreal, T.; Viñals, V.
Tipus d'activitat
Article en revista
Revista
ACM transactions on architecture and code optimization
Data de publicació
2014-06-01
Volum
11
Número
2
Pàgina inicial
113
Pàgina final
138
DOI
https://doi.org/10.1145/2632217 Obrir en finestra nova
Projecte finançador
Computación de Altas Prestaciones VI
Interconexión y Memoria en Computadores Escalables. Jerarquía de Memoria
URL
http://dl.acm.org/ft_gateway.cfm?id=2632217&ftid=1476811&dwn=1&CFID=513832739&CFTOKEN=40193894 Obrir en finestra nova
Resum
Cache working-set adaptation is key as embedded systems move to multiprocessor and Simultaneous Multithreaded Architectures (SMT) because interthread pollution harms system performance and battery life. Light-Power NUCA (LP-NUCA) is a working-set adaptive cache that depends on temporal-locality to save energy This work identifies the sources of energy waste in LP-NUCAs: parallel access to the tag and data arrays of the tiles and low locality phases with useless block migration. To counteract bot...
Paraules clau
BEHAVIOR, Design, Experimentation, NUCA, PERFORMANCE, Performance, REPLICATION, SMT PROCESSOR, embedded processors, energy, hill climbing, locality of reference
Grup de recerca
CAP - Grup de Computació d'Altes Prestacions

Participants

  • Suárez Gracía, Dario  (autor)
  • Ferrerón, Alexandra  (autor)
  • Montesano Del Campo, Luis  (autor)
  • Monreal Arnal, Teresa  (autor)
  • Viñals Yúfera, Víctor  (autor)