Graphic summary
  • Show / hide key
  • Information


Scientific and technological production
  •  

1 to 50 of 196 results
  • Access to the full text
    Computationally efficient real-time digital predistortion architectures for envelope tracking power amplifiers  Open access

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    International journal of microwave and wireless technologies
    Vol. 5, num. 2, p. 187-193
    DOI: 10.1017/S1759078713000135
    Date of publication: 2013-03-05
    Journal article

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents and discusses two possible real-time digital predistortion (DPD) architectures suitable for envelope tracking (ET) power amplifiers (PAs) oriented at a final computationally efficient implementation in a field programmable gate array (FPGA) device. In ET systems, by using a shaping function is possible to modulate the supply voltage according to different criteria. One possibility is to use slower versions of the original RF signal's envelope in order to relax the slew-rate (SR) and bandwidth (BW) requirements of the envelope amplifier (EA) or drain modulator. The nonlinear distortion that arises when performing ET with a supply voltage signal that follows both the original and the slow envelope will be presented, as well as the DPD function capable of compensating for these unwanted effects. Finally, two different approaches for efficiently implementing the DPD functions, a polynomial-based and a look-up table-based, will be discussed.

    This paper presents and discusses two possible real-time digital predistortion (DPD) architectures suitable for envelope tracking (ET) power amplifiers (PAs) oriented at a final computationally efficient implementation in a field programmable gate array (FPGA) device. In ET systems, by using a shaping function is possible to modulate the supply voltage according to different criteria. One possibility is to use slower versions of the original RF signal’s envelope in order to relax the slew-rate (SR) and bandwidth (BW) requirements of the envelope amplifier (EA) or drain modulator. The nonlinear distortion that arises when performing ET with a supply voltage signal that follows both the original and the slow envelope will be presented, as well as the DPD function capable of compensating for these unwanted effects. Finally, two different approaches for efficiently implementing the DPD functions, a polynomial-based and a look-up table-based, will be discussed.

  • Transmisor polar para señales de banda ancha integrando inversión y rectificación síncrona clase E a 1 GHz

     Ruiz Lavin, Maria Nieves; Marante, Reinel; García García, José Ángel; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Simposium Nacional de la Unión Científica Internacional de Radio
    Presentation's date: 2013-09-12
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    In this paper, class E inverting and synchronous rectifying functions, implemented over GaN HEMT dies, are properly integrated for the design of a 1 GHz polar transmitting architecture. Employing high-Q lumped-element passive networks, an implementation with a high power density also results. The amplitude and phase components of a 5 MHz multisine are shown to be properly recombined at the output of an 80% efficient RF power amplifier (RFPA), drain modulated by means of a resonant DC/DC converter with a peak efficiency of 77%. A frequency-modulation (FM) coding of the envelope is here proposed for the converter, resulting in a 20 MHz large-signal bandwidth and a 720 V/µSeg slew-rate value.

  • Order reduction of wideband digital predistorters using principal component analysis

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; López Bueno, David; Bartzoudis, Nikolaos; Bertran Alberti, Eduardo; Payaró Llisterri, Miquel; Hourtane, Alain
    IEEE International Microwave Symposium
    p. 1-4
    DOI: 10.1109/MWSYM.2013.6697687
    Presentation's date: 2013-06-06
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents how to apply order reduction in wide-band digital predistortion (DPD) linearizers using the principal component analysis (PCA) technique. This method is tested in a wireless backhauling transmitter where four 28 MHz adjacent subcarrier transmission of M-QAM signals are considered. The DPD has to counteract not only the PA nonlinear behavior, but also its dynamics. This may results critical when considering wideband signals since the number of coefficients required to model memory effects can grow dramatically. By applying the PCA technique, the number of essential parameters can be significantly reduced. In addition, a strategy to minimize the computational cost of finding the optimal coefficients is also presented. A test-bed for evaluating the DPD linearization performance of the RF subsystem when PCA is applied was deployed and experimental results are presented in this paper

  • Reducción de orden en predistorsión digital para aplicaciones de banda ancha

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; López Bueno, David; Bartzoudis, Nikolaos; Payaró Llisterri, Miquel; Hourtane, Alain
    Simposium Nacional de la Unión Científica Internacional de Radio
    p. 1-4
    Presentation's date: 2013-09-11
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents how to apply order reduction in wide-band digital predistortion (DPD) linearizers using the principal component analysis (PCA) technique. This method is tested in a wireless backhauling transmitter where four 28 MHz adjacent subcarrier transmission of M-QAM signals are considered. The DPD has to counteract not only the PA nonlinear behavior, but also its dynamics. This may results critical when considering wideband signals since the number of coefficients required to model memory effects can grow dramatically. By applying the PCA technique, the number of essential parameters can be significantly reduced. In addition, a strategy to minimize the computational cost of finding the optimal coefficients is also presented. A test-bed for evaluating the DPD linearization performance of the RF subsystem when PCA is applied was deployed and experimental results are presented in this paper.

  • 3D digital predistortion for dual-band envelope tracking power amplifiers

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; López Bueno, David; García García, José Ángel
    Asia-Pacific Microwave Conference
    p. 734-736
    DOI: 10.1109/APMC.2013.6694913
    Presentation's date: 2013-11-06
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper proposes a novel three-dimensional digital predistorter (3D-DPD) suitable for compensating nonlinear distortion in dual-band (DB) envelope tracking (ET) power amplifiers (PAs). By taking into account the cross-band modulation effects (due to DB operation) and the slow-envelope dependent distortion effects (due to ET), the 3D-DPD is design by properly modifying the memory polynomial (MP) behavioral model. In a first approach, the accuracy and reliability of the proposed 3D-MP model are evaluated. Finally, experimental results are shown to validate the linearization performance of the proposed 3D-DPD.

  • Soluciones de procesado digital de la señal para sistemas inalambricos sostenibles y reconfigurables

     Montoro López, Gabriel; Bertran Alberti, Eduardo; Berenguer Sau, Jordi; Gelonch Bosch, Antoni; Marojevic, Vuk; Vizarreta Paz, Pedro Pablo; Gómez, Ismael; Gomez Miguelez, Ismael; Gilabert Pinal, Pere Lluis
    Competitive project

     Share

  • Look-up table implementation of a slow envelope dependent digital predistorter for envelope tracking power amplifiers

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    IEEE microwave and wireless components letters
    Vol. 22, num. 2, p. 97-99
    DOI: 10.1109/LMWC.2011.2181973
    Date of publication: 2012-02-13
    Journal article

    View View Open in new window  Share Reference managers Reference managers Open in new window

  • Resource management implications and strategies for SDR clouds

     Gómez, Ismael; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Gelonch Bosch, Antoni; Marojevic, Vuk
    Analog integrated circuits and signal processing
    Vol. 73, num. 2, p. 473-482
    DOI: 10.1007/s10470-012-9963-z
    Date of publication: 2012-09-19
    Journal article

    View View Open in new window  Share Reference managers Reference managers Open in new window

  • Slew-rate and efficiency trade-off in slow envelope tracking power amplifiers

     Vizarreta Paz, Pedro Pablo; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Frequenz
    Vol. 66, num. 11/12, p. 323-329
    DOI: 10.1515/freq-2012-0101
    Date of publication: 2012-12-12
    Journal article

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents a study on the trade-off between the envelope's slew-rate and the drain efficiency when slower envelopes are considered to dynamically supply the power amplifier (PA). This paper discusses a method to limit the slew-rate (and consequently the bandwidth) of the signal's envelope. Moreover, since the envelope tracking (ET) technique using a slower version of the original envelope introduces nonlinear distortion, slow envelope dependent predistortion has to be also incorporated in the design of ET PAs. Experimental results showed that it is possible to find a compromise between the bandwidth and slew-rate reduction (necessary to cope with the specific envelope amplifier requirements) and the amount of drain efficiency degradation suffered due to the use of a slower version of the original envelope

    This paper presents a study on the trade-off between the envelope’s slew-rate and the drain efficiency when slower envelopes are considered to dynamically supply the power amplifier (PA). This paper discusses a method to limit the slew-rate (and consequently the bandwidth) of the signal’s envelope. Moreover, since the envelope tracking (ET) technique using a slower version of the original envelope introduces nonlinear distortion, slow envelope dependent predistortion has to be also incorporated in the design of ET PAs. Experimental results showed that it is possible to find a compromise between the bandwidth and slew-rate reduction (necessary to cope with the specific envelope amplifier requirements) and the amount of drain efficiency degradation suffered due to the use of a slower version of the original envelope.

  • Envelope amplifier based on a hybrid series converter with the slow-envelope technique

     Cheng, P. M.; Garcia, O.; Vasic, M.; Alou, P.; Oliver, J. A.; Montoro López, Gabriel; Cobos, J. A.
    IEEE Energy Conversion Congress and Exposition
    DOI: 10.1109/ECCE.2012.6342420
    Presentation's date: 2012-09-15
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    High frequency dc-dc switching converters are used as envelope amplifiers in RF transmitters. The dc-dc converter should operate at very high frequency to track an envelope in the MHz range to supply the power amplifier. One of the circuits suitable for this application is a hybrid topology composed of a switched converter and a linear regulator in series that work together to adjust the output voltage to track the envelope with accuracy.

  • Envelope tracking amplification with reduced slew-rate and bandwidth envelopes

     Vizarreta Paz, Pedro Pablo; Montoro López, Gabriel; Gilabert Pinal, Pere Lluis; Bertran Alberti, Eduardo; Berenguer Sau, Jordi; Gelonch Bosch, Antoni; García García, José Ángel
    Simposium Nacional de la Unión Científica Internacional de Radio
    Presentation's date: 2012-09-13
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents an Envelope Tracking Pow- er Amplifier whose architecture includes a Hybrid Envelope Amplifier (HEA) and an algorithm to adapt the envelope’s characteristics to the HEA’s limitations. The HEA attempts to combine the high efficiency of a switched amplifier with the wide band capabilities of a linear amplifier. A modified Slew Rate (SR) reduction algorithm cope with the bandwidth and SR limitations of the HEA. On the other hand, the non-linearities introduced by this Envelope Amplifier (EA) and by the dynamic supply are compensated using Digital Pre-Distortion. Results show that these non-linearities are compensable and that the architecture offers higher efficiency figures compared to the conventional linear EA

  • Access to the full text
    RF and accelerating structure of 12 MeV UPC race-track microtron  Open access

     Koubychine Merkulov, Youri Alexandrovich; Gonzalez, Xavier; Montoro López, Gabriel; Carrillo, David; Garcia-Tabares, Luis; Toral, Fernando; Mathot, Serge Jean; Shvedunov, V.I.
    International Particle Accelerator Conference
    p. 169-171
    Presentation of work at congresses

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    We describe the design and technical characteristics of a C-band SW accelerating structure of a 12 MeV race-track microtron, which is under construction at the Technical University of Catalonia, and its RF system with a 5712 MHz magnetron as a source. Results of cold tests of the accelerating structure, before and after the brazing, and of high-power tests of the RF system at a special stand are reported. The main features of the magnetron frequency stabilization subsystem are also outlined.

  • Hybrid envelope amplifier for envelope tracking power amplifier transmitters

     Vizarreta Paz, Pedro Pablo; Montoro López, Gabriel; Gilabert Pinal, Pere Lluis
    European Microwave Conference
    p. 128-131
    Presentation's date: 2012-10-30
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents an envelope tracking (ET) Power Amplifier (PA) whose architecture includes an efficient Envelope Amplifier (EA) and a bandwidth reduction algorithm suitable for real time applications. The EA consists of a hybrid amplifier combining switched and linear amplification. A bandwidth and slew-rate reduction algorithm has been incorporated in order to allow wide-band envelope amplifications. Non-linearities introduced by the Hybrid EA (HEA) and the dynamic supply are compensated with Digital Pre-Distortion. The ET PA has been tested using 64-QAM signals and commercial devices. Results show that non-linearities produced by the HEA are compensable and that the architecture provides efficiency improvements compared to the conventional linear EA.

    This paper presents an envelope tracking (ET) Power Amplifier (PA) whose architecture includes an efficient Envelope Amplifier (EA) and a bandwidth reduction algorithm suitable for real time applications. The EA consists of a hybrid amplifier combining switched and linear amplification. A band- width and slew-rate reduction algorithm has been incorporated in order to allow wide-band envelope amplifications. Non-linearities introduced by the Hybrid EA (HEA) and the dynamic supply are compensated with Digital Pre-Distortion. The ET PA has been tested using 64-QAM signals and commercial devices. Results show that non-linearities produced by the HEA are compens- able and that the architecture provides efficiency improvements compared to the conventional linear EA.

  • Transmisor outphasing en UHF usando amplificadores clase E a GaN HEMT

     Marante, Reinel; García García, José Ángel; Ruiz Lavin, Maria Nieves; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Simposium Nacional de la Unión Científica Internacional de Radio
    Presentation's date: 2012-09-13
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    A Chireix outphasing transmitter at UHF band is presented in this paper, based on class E RF power amplifiers. As recently proved in [1], properly transforming the load modulation path, imposed by the non-isolated combiner, into fundamental frequency impedan ce values at the device drain terminals as close as possible to those assuring zero voltage switching condition, good efficiency values may be kept along a significant output power range. A lumped element implementation of the amplifiers and the combiner, together with the use of GaN HEMTs, allowed controlling the output power over a 6 dB range with an efficiency value over 60%. Experiments with asymmetrical two tones, conceived as a discrete spectrum signal with a 1:4 envelope variation, have shown the capability of the arch itecture to be linearized using digital predistortion (DPD). In order to reproduce a spectrally efficient communication signal, with nulls in the envelope, a hybrid control strategy was employed, combining the outphasing between branches with amplitude variations of both RF excitation signals for the lower range of the envelope. Average drain efficiency and PAE values of 63% and 60.3% respectively have been measu red, for a 11.8 W and 5.06 dB PAPR WCDMA signal, while m eeting ACPR specifications.

  • Slew-rate and efficiency trade-off in slow envelope tracking power amplifiers

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Vizarreta Paz, Pedro Pablo
    German Microwave Conference
    p. 1-4
    DOI: 10.1515/freq-2012-0101
    Presentation's date: 2012-03-12
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents a study on the trade-off between the envelope's slew-rate and the drain efficiency when slower envelopes are considered to dynamically supply the power amplifier (PA). This paper discusses a method to limit the slew-rate (and consequently the bandwidth) of the signal's envelope. Moreover, since the envelope tracking (ET) technique using a slower version of the original envelope introduces nonlinear distortion, slow envelope dependent predistortion has to be also incorporated in the design of ET PAs. Experimental results showed that it is possible to find a compromise between the bandwidth and slew-rate reduction (necessary to cope with the specific envelope amplifier requirements) and the amount of drain efficiency degradation suffered due to the use of a slower version of the original envelope.

  • Digital predistortion of envelope tracking amplifiers driven by slew-rate limited envelopes

     Montoro López, Gabriel; Gilabert Pinal, Pere Lluis; Berenguer Sau, Jordi; Bertran Alberti, Eduardo
    IEEE International Microwave Symposium
    p. 1-4
    Presentation's date: 2011-06-09
    Presentation of work at congresses

    View View Open in new window  Share Reference managers Reference managers Open in new window

  • Power amplifier nonlinear modeling for digital predistortion

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Date of publication: 2011-09-29
    Book chapter

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    Postprint (author’s final draft)

  • Look-up table based digital predistortion schemes and implementation

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Date of publication: 2011-09-29
    Book chapter

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    Postprint (author’s final draft)

  • Access to the full text
    El transmisor sostenible  Open access

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Bertran Alberti, Eduardo; Berenguer Sau, Jordi
    Telecos.cat. Enginyers de Telecomunicació
    num. 53, p. 16-18
    Date of publication: 2011-03-01
    Journal article

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • FPGA implementation of a real-time NARMA-based digital adaptive predistorter

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Bertran Alberti, Eduardo
    IEEE transactions on circuits and systems II: express briefs
    Vol. 58, num. 7, p. 402-406
    DOI: 10.1109/TCSII.2011.2158256
    Date of publication: 2011-07
    Journal article

    View View Open in new window  Share Reference managers Reference managers Open in new window

  • Digital processing compensation mechanisms for highly efficient transmitter architectures

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Vizarreta Paz, Pedro Pablo; Berenguer Sau, Jordi
    IET microwaves antennas and propagation
    Vol. 5, num. 8, p. 963-974
    DOI: 10.1049/iet-map.2010.0368
    Date of publication: 2011-06-06
    Journal article

    View View Open in new window  Share Reference managers Reference managers Open in new window

  • Resource management strategies for SDR clouds

     Marojevic, Vuk; Gomez Miguelez, Ismael; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Gelonch Bosch, Antoni
    Wireless Innovation Forum Conference on Communications Technologies and Software Defined Radio
    p. 162-168
    Presentation of work at congresses

     Share Reference managers Reference managers Open in new window

  • Incremental behavioral modeling of envelope-dependent nonlinear distortion in dynamic supply power amplifiers

     Montoro López, Gabriel; Gilabert Pinal, Pere Lluis; Vizarreta Paz, Pedro Pablo
    Simposium Nacional de la Unión Científica Internacional de Radio
    p. 7-
    Presentation's date: 2011-09-08
    Presentation of work at congresses

    View View Open in new window  Share Reference managers Reference managers Open in new window

  • Slew-rate limited envelopes for driving envelope tracking amplifiers

     Montoro López, Gabriel; Gilabert Pinal, Pere Lluis; Vizarreta Paz, Pedro Pablo; Bertran Alberti, Eduardo
    IEEE Radio & Wireless Symposium
    p. 17-20
    DOI: 10.1109/PAWR.2011.5725386
    Presentation's date: 2011-01-17
    Presentation of work at congresses

    Read the abstract Read the abstract View View Open in new window  Share Reference managers Reference managers Open in new window

    This paper presents a practical application of a method for generating slew-rate limited envelopes in order to drive the dynamic supply of envelope tracking (ET) power amplifiers (PAs). The proposed method results useful to generate slower versions of the transmitted signal’s envelope to cope with the slew-rate and bandwidth limitations of envelope amplifiers. Moreover, this paper shows experimental results comparing the performance of ET when exciting the drain of a PA (based in a GaN transistor) with both the envelope of the signal and the slew-rate limited version of the envelope.

  • Access to the full text
    Implementación de un transmisor LINC en un procesador FPGA  Open access

     Vizarreta Paz, Pedro Pablo; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Berenguer Sau, Jordi
    Simposium Nacional de la Unión Científica Internacional de Radio
    p. 1-4
    Presentation's date: 2010-09-15
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    FPGA-based set-up for RF power amplifier dynamic Supply with real-time digital adaptive predistortion  Open access

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Bertran Alberti, Eduardo; García García, José Ángel
    IEEE Radio & Wireless Symposium
    p. 1-4
    Presentation's date: 2010-01-12
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    Implementation issues in FPGA-controlled polar transmitters  Open access

     Gilabert Pinal, Pere Lluis; Cabria, Lorena; García García, José Ángel; Montoro López, Gabriel; Bertran Alberti, Eduardo
    European Microwave Week
    p. 711-714
    Presentation's date: 2010-09-30
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    On PAPR for combined modulation and access techniques in configurable radio  Open access

     Bertran Alberti, Eduardo; Porta, Oriol; Montoro López, Gabriel; Delgado Penin, Jose A.
    IEEE International Microwave Workshop Series on RF Front-Ends for Software Defined and Cognitive Radio Solutions
    p. 37-40
    Presentation's date: 2010-02-23
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    Arquitecturas de transmisión inalámbrica de alta eficiencia  Open access

     García García, José Ángel; de Mingo, Jesús; Montoro López, Gabriel; Cabria, Lorena; Marante, Reinel; García, Paloma; Sánchez, César; Bertran Alberti, Eduardo; Gilabert Pinal, Pere Lluis
    Simposium Nacional de la Unión Científica Internacional de Radio
    p. 1-4
    Presentation's date: 2010-09-15
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    SDR in undergraduate engineering education  Open access

     Marojevic, Vuk; Gomez Miguelez, Ismael; Olmos Bonafé, Juan José; Montoro López, Gabriel; Gelonch Bosch, Antoni
    Wireless Innovation Forum Conference on Communications Technologies and Software Defined Radio
    p. 1-6
    Presentation's date: 2010-11-30
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    A method for real-time generation of slew-rate limited envelopes in envelope tracking transmitters  Open access

     Montoro López, Gabriel; Gilabert Pinal, Pere Lluis; Bertran Alberti, Eduardo; Berenguer Sau, Jordi
    IEEE International Microwave Workshop Series on RF Front-Ends for Software Defined and Cognitive Radio Solutions
    p. 1-4
    Presentation's date: 2010-02-22
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Gastos de Optimización de los Amplificadores de los BPM Instalados en la TBL de CTF3 i Financiación de Actividades de Colab. con CER

     Koubychine Merkulov, Youri Alexandrovich; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Competitive project

     Share

  • Access to the full text
    Comissioning of the decelerator test beam line in CTF3  Open access

     Adli, E; Döbert, Steffan; Lillestol, R; Olvegaard, M; Syratchev, I; Carrillo, David; Toral, Fernando; Faus-Golfe, Angeles; García-Garrigos, JJ; Koubychine Merkulov, Youri Alexandrovich; Montoro López, Gabriel
    Linear Accelerator Conference
    p. 85-87
    Presentation of work at congresses

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    The CLIC Test Facility (CTF3) at CERN was constructed by the CTF3 collaboration to study the feasibility of the concepts for a compact linear collider. The test beam line (TBL) recently added to the CTF3 machine was designed to study the CLIC decelerator beam dynamics and 12 GHz power production. The beam line consists of a FODO lattice with high precision BPM’s and quadrupoles on movers for precise beam alignment. A total of 16 Power Extraction and Transfer Structures (PETS) will be installed in between the quadrupoles to extract 12 GHz power from the drive beam provided by the CTF3 machine. The CTF3 drive beam with a bunchtrain length of 140 ns, 12 GHz bunch repetition frequency and an average current over the train of up to 28 A will be injected into the test beam line. Each PETS structure will produce 135 MW of 12 GHz power at nominal current. The beam will have lost more than 50 % of its initial energy of 150 MeV at the end of the beam line and will contain particles with energies between 65 MeV and 150 MeV. The beam line is completely installed and the PETS structures will be successively added until the end of 2011. The paper will describe the first results obtained during commissioning of the beam line and the first PETS prototype.

  • TECNICAS DIGITALES AVANZADAS PARA TECNOLOGIAS EMERGENTES EN TRASMISORES INALAMBRICOS

     Berenguer Sau, Jordi; Hernandez Marco, Jordi; Bertran Alberti, Eduardo; Delgado Penin, Jose A.; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel
    Competitive project

     Share

  • Access to the full text
    A full FPGA-based implementation of an adaptive digital predistorter  Open access

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Bertran Alberti, Eduardo
    IEEE Topical Symposium on Power Amplifiers for Wireless Communications
    p. 1-2
    Presentation's date: 2009-01-19
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    On passive bias networks for drain-modulated power amplifiers  Open access

     Bertran Alberti, Eduardo; García García, José Ángel; Montoro López, Gabriel; Gilabert Pinal, Pere Lluis; Berenguer Sau, Jordi
    International Symposium on Microwave and Optical Technology
    p. 34-36
    Presentation's date: 2009-12-16
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Nonlinear Auto Regressive Moving Average Models

     Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Bertran Alberti, Eduardo
    Date of publication: 2009-01-31
    Book chapter

     Share Reference managers Reference managers Open in new window

  • Access to the full text
    An efficient combination of digital predistortion and OFDM clipping for power amplifiers  Open access

     Gilabert Pinal, Pere Lluis; Gadringer, ME; Montoro López, Gabriel; Mayer, ML; Silveira, DD; Bertran Alberti, Eduardo; Magerl, G
    International journal of RF and microwave computer-aided engineering
    Vol. 19, num. 5, p. 583-591
    Date of publication: 2009-09
    Journal article

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    This paper derives a general analytical expression of the feasibility condition for the uplink of a CDMA mobile communications system in a general scenario where the users in the system belong to an arbitrary number of service classes and the coverage deployment includes the presence of repeaters. An explicit expression of the admission region is derived and the dependencies on the parameter values are shown. An example is presented in order to illustrate the application of the proposed methodology in a real case.

  • Access to the full text
    Improvements and analysis of nonlinear parallel behavioral models  Open access

     Silveira, DD; Gilabert Pinal, Pere Lluis; Lavrador, PM; Pedro, JC; Gadringer, M; Montoro López, Gabriel; Bertran Alberti, Eduardo; Magerl, G
    International journal of RF and microwave computer-aided engineering
    Vol. 19, num. 5, p. 615-626
    DOI: 10.1002/mmce
    Date of publication: 2009-09
    Journal article

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    Current status of the 12 MeV UPC race-track microtron  Open access

     Koubychine Merkulov, Youri Alexandrovich; Berenguer Sau, Jordi; Crisol, A; Gonzalez, Xavier; Montoro López, Gabriel; Rigla Perez, Juan Pablo; Roure Fernandez, Francisco; Carrillo, David; Garcia-Tabares, Luis; Toral, F; Lucas, J; Aloev, A.V.; Shvedunov, V.I.
    Particle Accelerator Conference
    p. 2775-2777
    Presentation of work at congresses

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    A com­pact race-track mi­crotron (RTM) with the max­i­mal out­put en­er­gy 12 MeV is under con­struc­tion at the Uni­ver­si­tat Politècnica de Catalun­ya (UPC) in col­lab­o­ra­tion with the Sko­belt­syn In­sti­tute of Nu­cle­ar Physics of the Moscow State Uni­ver­si­ty, CIEMAT and a few Span­ish in­dus­tri­al com­pa­nies and med­i­cal cen­ters. The RTM end mag­nets are four-pole sys­tems with the mag­net­ic field cre­at­ed by a rare-earth per­ma­nent mag­net ma­te­ri­al. As a source of elec­trons a 3D off-ax­is elec­tron gun is used. These el­e­ments to­geth­er with a C-band ac­cel­er­at­ing struc­ture, dipole mag­nets, which allow to ex­tract the elec­tron beam with en­er­gy from 6 MeV to 12 MeV in 2 MeV step, and a fo­cus­ing quadrupole are placed in­side a vac­u­um cham­ber. We re­port on the cur­rent sta­tus of the tech­ni­cal de­sign and re­sults of tests of some of the com­po­nents.

  • Access to the full text
    FPGA implementation of an LMS-based real-time adaptive predistorter for power amplifiers  Open access

     Gilabert Pinal, Pere Lluis; Bertran Alberti, Eduardo; Montoro López, Gabriel; Berenguer Sau, Jordi
    North -East Workshop on Circuits and Systems/TAISA
    p. 268-271
    Presentation's date: 2009-06-28
    Presentation of work at congresses

    Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

  • Access to the full text
    Análisis comparativo de técnicas de reducción de PAPR en señales OFDM  Open access

     Lopez Caro, Alberto; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Bertran Alberti, Eduardo; Jove Casals, Jose M.
    Simposium Nacional de la Unión Científica Internacional de Radio
    Presentation's date: 2009-09-17
    Presentation of work at congresses

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    Postprint (author’s final draft)

  • Access to the full text
    Técnicas Emergentes de Mejora del Compromiso Eficiencia-Linealidad en Transmisores de Radiofrecuencia  Open access

     García García, José Ángel; de Mingo, Jesús; Montoro López, Gabriel; Cabria, Lorena; Marante, Reinel; García, Paloma; Sánchez, Cesar; Bertran Alberti, Eduardo; Gilabert Pinal, Pere Lluis
    Simposium Nacional de la Unión Científica Internacional de Radio
    Presentation's date: 2009-09-17
    Presentation of work at congresses

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    Postprint (author’s final draft)

  • TBL BPM Electronics: Amplifier Status and Future Work

     Montoro López, Gabriel; Koubychine Merkulov, Youri Alexandrovich; Gelonch Bosch, Antoni
    Date: 2008-01
    Report

     Share Reference managers Reference managers Open in new window

  • Overview of Power Amplifier Linearization Based on Predistortion Techniques

     Bertran Alberti, Eduardo; Gilabert Pinal, Pere Lluis; Montoro López, Gabriel; Berenguer Sau, Jordi
    8th WSEAS CONFERENCE (Simulation, Modelling and Identification)
    p. 309-314
    Presentation of work at congresses

     Share Reference managers Reference managers Open in new window

  • BPM amplifier for CTF3 TBL: Status and future work

     Koubychine Merkulov, Youri Alexandrovich; Montoro López, Gabriel; Gelonch Bosch, Antoni
    BPM amplifier for CTF3 TBL: Status and future work
    p. 1-10
    Presentation of work at congresses

     Share Reference managers Reference managers Open in new window

  • Multi Look-Up Table Digital Predistortion for RF Power Amplifier Linearization  Open access  awarded activity

     Gilabert Pinal, Pere Lluis
    Department of Signal Theory and Communications, Universitat Politècnica de Catalunya
    Theses

    Read the abstract Read the abstract Access to the full text Access to the full text Open in new window  Share Reference managers Reference managers Open in new window

    Aquesta Tesi Doctoral se centra en el disseny d'un nou linealitzador de Predistorsió Digital (Digital Predistortion - DPD) capaç de compensar la dinàmica i els efectes no lineals introduïts pels Amplificadors de Potència (Power Amplifiers - PAs). Un dels trets més rellevants d'aquest nou predistorsionador digital i adaptatiu consisteix en ser deduïble a partir d'un model de PA anomenat Nonlinear Auto-Regressive Moving Average (NARMA). A més, la seva arquitectura multi-LUT (multi-Taula) permet la implementació en un dispositiu Field Programmable Gate Array (FPGA).La funció de predistorsió es realitza en banda base, per tant, és independent de la banda freqüencial on es durà a terme l'amplificació del senyal de RF, el que pot resultar útil si tenim en compte escenaris multibanda o reconfigurables. D'altra banda, el fet que aquest DPD tingui en compte els efectes de memòria introduïts pel PA, representa una clara millora de les prestacions aconseguides per un simple DPD sense memòria. En comparació amb d'altres DPDs basats en models més computacionalment complexos, com és el cas de les xarxes neuronals amb memòria (Time-Delayed Neural Networks - TDNN), la estructura recursiva del DPD proposat permet reduir el nombre de LUTs necessàries per compensar els efectes de memòria del PA. A més, la seva estructura multi-LUT permet l'escalabilitat, és a dir, activar or desactivar les LUTs que formen el DPD en funció de la dinàmica que presenti el PA.En una primera aproximació al disseny del DPD, és necessari identificar el model NARMA del PA. Un dels majors avantatges que presenta el model NARMA és la seva capacitat per trobar un compromís entre la fidelitat en l'estimació del PA i la complexitat computacional introduïda. Per reforçar aquest compromís, l' ús d'algoritmes heurístics de cerca, com són el Simulated Annealing o els Genetic Algorithms, s'utilitzen per trobar els retards que millor caracteritzen la memòria del PA i per tant, permeten la reducció del nombre de coeficients necessaris per caracteritzar-la. Tot i així, la naturalesa recursiva del model NARMA comporta que, de cara a garantir l'estabilitat final del DPD, cal dur a terme un estudi previ sobre l'estabilitat del model.Una vegada s'ha obtingut el model NARMA del PA i s'ha verificat l'estabilitat d'aquest, es procedeix a l'obtenció de la funció de predistorsió a través del mètode d'identificació predictiu. Aquest mètode es basa en la continua identificació del model NARMA del PA i posteriorment, a partir del model obtingut, es força al PA perquè es comporti de manera lineal. Per poder implementar la funció de predistorsió en la FPGA, cal primer expressar-la en forma de combinacions en paral·lel i cascada de les anomenades Cel·les Bàsiques de Predistorsió (BPCs), que són les unitats fonamentals que composen el DPD. Una BPC està formada per un multiplicador complex, un port RAM dual que actua com a LUT (taula de registres) i un calculador d'adreces. Les LUTs s'omplen tenint en compte una distribució uniforme dels continguts i l'indexat d'aquestes es duu a terme mitjançant el mòdul de l'envoltant del senyal. Finalment, l'adaptació del DPD consisteix en monitoritzar els senyals d'entrada i sortida del PA i anar duent a terme actualitzacions periòdiques del contingut de les LUTs que formen les BPCs. El procés d'adaptació del contingut de les LUTs es pot dur a terme en la mateixa FPGA encarregada de fer la funció de predistorsió, o de manera alternativa, pot ser duta a terme per un dispositiu extern (com per exemple un DSP - Digital Signal Processor) en una escala de temps més relaxada. Per validar l'exposició teòrica i provar el bon funcionalment del DPD proposat en aquesta Tesi, es proporcionen resultats tant de simulació com experimentals que reflecteixen els objectius assolits en la linealització del PA. A més, certes qüestions derivades de la implementació pràctica, tals com el consum de potència o la eficiència del PA, són també tractades amb detall.

    This Ph.D. thesis addresses the design of a new Digital Predistortion (DPD) linearizer capable to compensate the unwanted nonlinear and dynamic behavior of power amplifiers (PAs). The distinctive characteristic of this new adaptive DPD is its deduction from a Nonlinear Auto Regressive Moving Average (NARMA) PA behavioral model and its particular multi look-up table (LUT) architecture that allows its implementation in a Field Programmable Gate Array (FPGA) device.The DPD linearizer presented in this thesis operates at baseband, thus becoming independent on the final RF frequency band and making it suitable for multiband or reconfigurable scenarios. Moreover, the proposed DPD takes into account PA memory effects compensation which representsan step forward in overcoming classical limitations of memoryless predistorters. Compared to more computational complex DPDs with dynamic compensation, such Time-Delayed Neural Networks (TDNN), this new DPD takes advantage of the recursive nature of the NARMA structure to relax the number of LUTs required to compensate memory effects in PAs. Furthermore, its parallel multi-LUT architecture is scalable, that is, permits enabling or disabling the contribution of specific LUTs depending on the dynamics presented by a particular PA.In a first approach, it is necessary to identify a NARMA PA behavioral model. The extraction of PA behavioral models for DPD linearization purposes is carried out by means of input and output complex envelope signal observations. One of the major advantages of the NARMA structure regards its capacity to deal with the existing trade-off between computational complexity and accuracy in PA behavioral modeling. To reinforce this compromise, heuristic search algorithms such the Simulated Annealing or Genetic Algorithms are utilized to find the best sparse delays that permit accurately reproducing the PA nonlinear dynamic behavior. However, due to the recursive nature of the NARMA model, an stability test becomes a previous requisite before advancing towards DPD linearization.Once the PA model is identified and its stability verified, the DPD function is extracted applying a predictive predistortion method. This identification method relies just on the PA NARMA model and consists in adaptively forcing the PA to behave as a linear device. Focusing in the DPD implementation, it is possible to map the predistortion function in a FPGA, but to fulfill this objective it is first necessary to express the predistortion function as a combined set of LUTs.In order to store the DPD function into a FPGA, it has to be stated in terms of parallel and cascade Basic Predistortion Cells (BPCs), which are the fundamental building blocks of the NARMA based DPD. A BPC is formed by a complex multiplier, a dual port RAM memory block acting as LUT and an address calculator. The LUT contents are filled following an uniform spacing procedure and its indexing is performed with the amplitude (modulus) of the signal's envelope.Finally, the DPD adaptation consists in monitoring the input-output data and performing frequent updates of the LUT contents that conform the BPCs. This adaptation process can be carried out in the same FPGA in charge of performing the DPD function, or alternatively can be performed by an external device (i.e. a DSP device) in a different time-scale than real-time operation.To support all the theoretical design and to prove the linearization performance achieved by this new DPD, simulation and experimental results are provided. Moreover, some issues derived from practical experimentation, such as power consumption and efficiency, are also reported and discussed within this thesis.

  • Multi-lookup table FPGA implementation of an adaptive digital predistorter for linearizing RF power amplifiers with memory effects

     Gilabert Pinal, Pere Lluis; Cesari, A; Montoro López, Gabriel; Bertran Alberti, Eduardo; Dilhac, J M
    IEEE transactions on microwave theory and techniques
    Vol. 56, num. 2, p. 372-384
    DOI: 10.1109/TMTT.2007.913369
    Date of publication: 2008-02
    Journal article

    View View Open in new window  Share Reference managers Reference managers Open in new window