Loading...
Loading...

Go to the content (press return)

Theses

1 to 44 of 44 results
 
  • Design of energy-efficient vector units for in-order cores  Open access

    Universitat Politècnica de Catalunya
    Theses
  • On the design of power- and energy-efficient functional units for vector processors  Open access

     Ratkovic, I.
    Universitat Politècnica de Catalunya
    Theses
  • Novel vector architectures for data management  Open access

     Hayes, T.
    Universitat Politècnica de Catalunya
    Theses
  • Per-task energy metering and accounting in the multicore era  Open access

    Universitat Politècnica de Catalunya
    Theses
  • Extending the applicability of deterministic multithreading  Open access

     Nowack, V.
    Universitat Politècnica de Catalunya
    Theses
  • Hardware Thread Scheduling Algorithms for Single-ISA Asymmetric CMPs  Open access

     Markovic, N.
    Universitat Politècnica de Catalunya
    Theses
  • Techniques for Improving the Performance of Software Transactional Memory  Open access

    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • CPU Accounting in Multi-Threaded Processors  Open access

     Ruiz, J.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Scalable System Software for High Performance Large-scale Applications  Open access

    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • The Multi-State Processors

    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • CASTELL: A HETEROGENEOUS CMP ARCHITECTURE SCALABLE TO HUNDREDS OF PROCESSORS  Open access

    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • PARALLEL VIDEO DECODING  Open access

     Alvarez, M.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Programming, Debugging, Profiling and Optimizing Transactional Memory Programs  Open access

    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Runahead threads  Open access

     Ramirez, T.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Improving cache behavior in CMP architectures through cache partitioning techniques  Open access  awarded activity

     Moreto, M.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Renombre de registros especulativo

     Alastruey, J.
    Centro Politécnico Superior-Universidad de Zaragoza
    Theses
  • Content aware architectures

     González, R.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Exploiting coordinated software and harwdare support for hardware resource allocation  Open access

     Figueiredo, C. S.
    Departament d'Arquitectura de Computadors
    Theses
  • Heterogeneity-awareness in multithreaded multicore processors  Open access

     Acosta, C. A.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Affordable kilo-instruction processors  Open access

     Pericas, M.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Analysis and Architectural Support for Parallel Stateful Packet Processing  Open access

     Verdu, J.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Low power instructions issue queue design for out of order processors

     RAMÍREZ, M.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Optimizing VLIW architectures for multimedia applications  Open access

     Salamí, E.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Computación difusa. Tesi doctoral-UPC. Departament d'Arquitectura de Computadors, 2007

     Alvarez, C.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Kilo Instruction Processors

     Cristal, A.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Speculative vectorization for superscalar processors  Open access

     Pajuelo, M.A.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Quality of Service for Simultaneous Multithreading Processors

     Cazorla, F.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Advanced Stream Prediction

     Santana, O.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • FETCH IMPROVEMENT MECHANISMS FOR NEXT-GENERATION PROCESSORS

     Falcon, A.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Memory instruction bypassing

     Ortega, D.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • N-dimensional Vector Architectures for Multimedia Applications

     Corbal, J.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • High performance instruction fetch using software and hardware co-design  Open access  awarded activity

     Alex Ramirez
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Evaluación de Arquitecturas Vectoriales Avanzadas con Registros Cortos

     Villa, L.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Recursos anchos: Una técnica de bajo coste para explotar paralelismo agresivo en códigos numéricos  Open access

     Lopez, D.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Advanced vector architectures  awarded activity

     Espasa, R.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Reducing the impact of register pressure on software pipelined loops  awarded activity

     Llosa, J.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses
  • Optimització del rendiment del sistema de memòria en multiprocessadors vectorials

     Peiron, M.
    Department of Computer Architecture, Universitat Politècnica de Catalunya
    Theses