Loading...
Loading...

Go to the content (press return)

Physical-aware system-level design for tiled hierarchical chip multiprocessors

Author
Cortadella, J.; San Pedro, J. de; Nikitin, N.; Petit, J.
Type of activity
Presentation of work at congresses
Name of edition
International Symposium on Physical Design 2013
Date of publication
2013
Presentation's date
2013
Book of congress proceedings
ISPD '13: Proceedings of the 2013 ACM International Symposium on Physical Design: March 24-27, 2013, Stateline, Nevada
First page
3
Last page
10
Publisher
ACM Press. Association for Computing Machinery
DOI
https://doi.org/10.1145/2451916.2451920 Open in new window
Repository
http://hdl.handle.net/2117/20573 Open in new window
Abstract
Tiled hierarchical architectures for Chip Multiprocessors (CMPs) represent a rapid way of building scalable and power-e fficient many-core computing systems. At the early stages of the design of a CMP, physical parameters are often ignored and postponed for later design stages. In this work, the importance of physical-aware system-level exploration is investigated, and a strategy for deriving chip floorplans is described. Additionally, wire planning of the on-chip interconnect is performed, as i...
Citation
Cortadella, J. [et al.]. Physical-aware system-level design for tiled hierarchical chip multiprocessors. A: International Symposium on Physical Design. "ISPD '13: Proceedings of the 2013 ACM International Symposium on Physical Design: March 24-27, 2013, Stateline, Nevada". Stateline, Nevada: ACM Press. Association for Computing Machinery, 2013, p. 3-10.
Keywords
Chip multiprocessor, Floorplanning, Network-on-chip, Wire planning
Group of research
ALBCOM - Algorithms, Computational Biology, Complexity and Formal Methods

Participants

Attachments