Loading...
Loading...

Go to the content (press return)

A cache design for probabilistically analysable real-time systems

Author
Kosmidis, L.; Abella, J.; Quiñones, E.; Cazorla, F. J.
Type of activity
Presentation of work at congresses
Name of edition
Design, Automation and Test in Europe 2013
Date of publication
2013
Presentation's date
2013-03
Book of congress proceedings
Design, Automation and Test in Europe: Grenoble, France, March 18 - 22, 2013
First page
513
Last page
518
Project funding
Computación de Altas Prestaciones VI
Repository
http://hdl.handle.net/2117/22448 Open in new window
URL
http://dl.acm.org/citation.cfm?id=2485288.2485416 Open in new window
Abstract
Caches provide significant performance improvements, though their use in real-time industry is low because current WCET analysis tools require detailed knowledge of program's cache accesses to provide tight WCET estimates. Probabilistic Timing Analysis (PTA) has emerged as a solution to reduce the amount of information needed to provide tight WCET estimates, although it imposes new requirements on hardware design. At cache level, so far only fully-associative random-replacement caches have been ...
Citation
Kosmidis, L. [et al.]. A cache design for probabilistically analysable real-time systems. A: Design, Automation and Test in Europe. "Design, Automation and Test in Europe: Grenoble, France, March 18 - 22, 2013". Grenoble: 2013, p. 513-518.
Keywords
Amount of information, Cache access, Hardware complexity, Hardware design, Random placement, Set-associative, Timing Analysis, Wcet analysis

Participants

  • Kosmidis, Leonidas  (author and speaker )
  • Abella Ferrer, Jaume  (author and speaker )
  • Quiñones Moreno, Eduardo  (author and speaker )
  • Cazorla Almeida, Francisco Javier  (author and speaker )