Loading...
Loading...

Go to the content (press return)

All-digital self-adaptive PVTA variation aware clock generation system for DFS

Author
Perez, J.; Calomarde, A.; Moll, F.
Type of activity
Presentation of work at congresses
Name of edition
VARI 2014 - 5th European Workshop on CMOS Variability
Date of publication
2014
Presentation's date
2014-09
Book of congress proceedings
Proceedings of the 5th European Workshop on CMOS Variability
First page
1
Last page
4
DOI
https://doi.org/10.1109/VARI.2014.6957084 Open in new window
Project funding
Multilevel approach to the reliability-aware design of analog and digital integrated circuits
Repository
http://hdl.handle.net/2117/26905 Open in new window
Abstract
An all-digital self-adaptive clock generation system capable of adapt the clock frequency to compensate the effects of PVTA variations on the IC propagation delay and satisfy an externally set propagation length condition is presented. The design uses time-to-digital converters (TDCs) to measure the propagation length and a variable length ring oscillator (VLRO) to synthesize the clock signal. The VLRO naturally adapts its frequency to the PVTA variations suffered by its logic gates while the TD...
Citation
Perez, J.; Calomarde, A.; Moll, F. All-digital self-adaptive PVTA variation aware clock generation system for DFS. A: European Workshop on CMOS Variability. "Proceedings of the 5th European Workshop on CMOS Variability". Palma de Mallorca: 2014, p. 1-4.
Keywords
Clock generation system, Frequency selection, Propagation delays, Propagation lengths, System capabilities, System measurement, Time to digital converters (TDCs), Variable length
Group of research
HIPICS - High Performance Integrated Circuits and Systems

Participants

Attachments