Loading...
Loading...

Go to the content (press return)

Hardware support for early register release

Author
Monreal, T.; Viñals, V.; Gonzalez, A.; Valero, M.
Type of activity
Journal article
Journal
International journal of high performance computing and networking
Date of publication
2005
Volume
3
Number
2/3
First page
83
Last page
94
DOI
https://doi.org/10.1504/IJHPCN.2005.008029 Open in new window
URL
http://www.inderscienceonline.com/doi/abs/10.1504/IJHPCN.2005.008029 Open in new window
Abstract
Register files are becoming one of the critical components of current out-of-order processors in terms of delay and power consumption, since their potential to exploit instruction-level parallelism is closely related to the size and number of ports of the register file. In conventional register-renaming schemes, register releasing is conservatively done only after the instruction that redefines the same register is committed. Instead, we propose a scheme that releases registers as soon as the pr...
Keywords
Optimisation, Out-of-order processors, Precise exceptions, Register files, Register releasing, Register renaming
Group of research
ARCO - Microarchitecture and Compilers
CAP - High Performace Computing Group

Participants