Loading...
Loading...

Go to the content (press return)

Shared resource aware scheduling on power-constrained tiled many-core processors

Author
Jha, S.; Heirman, W.; Falcón, A.; Tubella, J.; Gonzalez, A.; Eeckhout, Lieven
Type of activity
Journal article
Journal
Journal of parallel and distributed computing
Date of publication
2017-02-01
Volume
100
First page
30
Last page
41
DOI
https://doi.org/10.1016/j.jpdc.2016.10.001 Open in new window
Repository
http://hdl.handle.net/2117/97578 Open in new window
URL
http://www.sciencedirect.com/science/article/pii/S0743731516301186 Open in new window
Abstract
Power management through dynamic core, cache and frequency adaptation is becoming a necessity in today’s power-constrained many-core environments. Unfortunately, as core count grows, the complexity of both the adaptation hardware and the power management algorithms increases exponentially. This calls for hierarchical solutions, such as on-chip voltage regulators per-tile rather than per-core, along with multi-level power management. As power-driven adaptation of shared resources affects multip...
Citation
Jha, S., Heirman, W., Falcon, A., Tubella, J., González, A., Eeckhout, Lieven. Shared resource aware scheduling on power-constrained tiled many-core processors. "Journal of parallel and distributed computing", 1 Febrer 2017, vol. 100, p. 30-41.
Keywords
Adaptive microarchitecture, Many-core tiled architecture, Power budget, Thread migration
Group of research
ARCO - Microarchitecture and Compilers

Participants

Attachments