Loading...
Loading...

Go to the content (press return)

A hierarchical mathematical model for automatic pipelining and allocation using elastic systems

Author
Cortadella, J.; Petit, J.
Type of activity
Presentation of work at congresses
Name of edition
51st Asilomar Conference on Signal, Systems and Computers
Date of publication
2017
Presentation's date
2018-04-10
Book of congress proceedings
Conference record of the Fifty-First Asilomar Conference on Signals, Systems & Computers: October 29-November 1, 2017 Pacific Grove, California
First page
115
Last page
120
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
DOI
https://doi.org/10.1109/ACSSC.2017.8335149 Open in new window
Project funding
Algorísmia, Bioinformàtica, Complexitat i Mètodes Formals ALBCOM
Computational Models and Methods for Massive Structured Data
Repository
http://hdl.handle.net/2117/124265 Open in new window
URL
https://ieeexplore.ieee.org/document/8335149 Open in new window
Abstract
The advent of FPGA-based accelerators has encouraged the use of high-level synthesis (HLS) for rapid prototyping and design space exploration. In this context, design optimization at behavioral level becomes a critical task for the delivery of high-quality solutions. Time elasticity opens a new avenue of optimizations that can be applied after HLS and before logic synthesis, proposing new sequential transformations that expand beyond classical retiming and enlarge the register-transfer level (RT...
Citation
Cortadella, J., Petit, J. A hierarchical mathematical model for automatic pipelining and allocation using elastic systems. A: Asilomar Conference on Signals, Systems, and Computers. "Conference record of the Fifty-First Asilomar Conference on Signals, Systems & Computers: October 29-November 1, 2017 Pacific Grove, California". Institute of Electrical and Electronics Engineers (IEEE), 2018, p. 115-120.
Keywords
Behavioral level, Design optimization, Design space exploration, Elasticity, Functional units, Hierarchical systems, High level synthesis, High-quality solutions, Logic synthesis, Mathematical transformations, Pipeline registers, Potential benefits, Register transfer level
Group of research
ALBCOM - Algorithms, Computational Biology, Complexity and Formal Methods

Participants

Attachments