Loading...
Go to the content (press return)
English
Català
English
Español
News
About Futur
FAQ
Site map
Contact
Sign in
English
Català
English
Español
FUTUR.
Website for the scientific production of UPC researchers
Navigation
Navigation
People
All
People
Organization
Publications
Open access
Thesis
Patents
Projects
UPC experts directory
Spin-offs
People
4196
Organization
296
Publications
237587
Open access
38530
Thesis
7549
Patents
1281
Projects
15183
Spin-offs
52
You are at:
Start
People
Analog Sequential Architecture for Neuro-Fuzzy Models VLSI Implementation
Go to the content (press return)
Analog Sequential Architecture for Neuro-Fuzzy Models VLSI Implementation
Author
Moreno, J.; Madrenas, J.; Alarcon, E.; Cabestany, J.
Type of activity
Presentation of work at congresses
Name of edition
ICANN'97 - International Conference on Artificial Neural Networks
Date of publication
1997
Book of congress proceedings
Proceedings of ICANN'97
First page
1199
Last page
1204
Group of research
CETpD - Technical Research Centre for Dependency Care and Autonomous Living
EPIC - Energy Processing and Integrated Circuits
ISSET - Integrated Smart Sensors and Health Technologies
PERC-UPC - Power Electronics Research Centre
Participants
Moreno Arostegui, Juan Manuel
(author and speaker )
Madrenas Boadas, Jordi
(author and speaker )
Alarcon Cot, Eduardo Jose
(author and speaker )
Cabestany Moncusi, Joan
(author and speaker )
×
×
×