Loading...
Loading...

Go to the content (press return)

Hardware Level Security Techniques Against Reading of Cache Memory Sensitive Data

Author
Neagu, M.; Manich, S.
Type of activity
Book chapter
Book
Advances in microelectronics: Reviews volume 2
First page
307
Last page
362
Publisher
International Frequency Sensor Association (IFSA)
Date of publication
2019-02-07
ISBN
978-84-090-8160-8 Open in new window
URL
http://www.sensorsportal.com/HTML/BOOKSTORE/Advances_in_Microelectronics_Reviews_Vol_2.pdf Open in new window
Keywords
cache memory, ram security, side channel attack
Group of research
QINE - Low Power Design, Test, Verification and Security ICs

Participants