Loading...
Loading...

Go to the content (press return)

Variability-tolerant memristor-based ratioed logic in crossbar array

Author
Escudero, M.; Rubio, A.; Moll, F.; Vourkas, I.
Type of activity
Presentation of work at congresses
Name of edition
14th IEEE/ACM International Symposium on Nanoscale Architectures
Date of publication
2018
Presentation's date
2018-07-19
Book of congress proceedings
2018 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2018): Athens, Greece: 17-19 July 2018
First page
1
Last page
6
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
DOI
10.1145/3232195.3232213
Project funding
Towards Trusted Low-Power Things: Devices, Circuits and Architectures
Repository
http://hdl.handle.net/2117/130146 Open in new window
URL
https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8604365 Open in new window
Abstract
The advent of the first TiO2-based memristor in 2008 revived the scientific interest both from academia and industry for this de- vice technology, with several emerging applications including that of logic circuits. Several memristive logic families have been pro- posed, each with different attributes, in the current quest for energy- efficient computing systems of the future. However, limited en- durance of memristor devices and variations (both cycle-to-cycle and device-to-device) are importan...
Citation
Escudero, M. [et al.]. Variability-tolerant memristor-based ratioed logic in crossbar array. A: IEEE/ACM International Symposium on Nanoscale Architectures. "2018 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2018): Athens, Greece: 17-19 July 2018". Institute of Electrical and Electronics Engineers (IEEE), 2018, p. 1-6.
Keywords
Ratioed logic gates, crossbar, logic design, memristor, variability- aware design.
Group of research
HIPICS - High Performance Integrated Circuits and Systems

Participants

Attachments