Power/performance/thermal design space exploration for multicore architectures
Monchiero, M.; Canal, R.; Gonzalez, A.
Type of activity
This paper presents a thorough evaluation of multicore architectures. The architecture we target is composed of a configurable number of cores, a memory hierarchy consisting of private L1, shared/private L2, and a shared bus interconnect.