Loading...
Loading...

Go to the content (press return)

A performance and area efficient architecture for intrusion detection systems

Author
Sreekar Shenoy, G.; Tubella, J.; Gonzalez, A.
Type of activity
Presentation of work at congresses
Name of edition
25th IEEE International Parallel and Distributed Processing Symposium
Date of publication
2011
Presentation's date
2011-05-16
Book of congress proceedings
Proceedings: 25th IEEE International Parallel and Distributed Processing Symposium: May 16-20 2011, Anchorage, Alaska, USA
First page
301
Last page
310
DOI
https://doi.org/10.1109/IPDPS.2011.37 Open in new window
URL
http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6012846 Open in new window
Abstract
Intrusion Detection Systems (IDS) have emerged as one of the most promising ways to secure systems in network. An IDS operates by scanning packet-data for known signatures and accordingly takes requisite action. However, scanning bytes in the packet payload and checking for more than 20,000 signatures becomes a computationally intensive task. Additionally, with signatures doubling almost every 30 months, this complexity will aggravate further. IDS commonly uses the Aho-Corasick state machine bas...
Keywords
Arrays, Databases, Hardware, Pattern matching, Program processors, Proposals
Group of research
ARCO - Microarchitecture and Compilers

Participants