Loading...
Loading...

Go to the content (press return)

Scientific and technological production

1 to 6 of 6 results
 
  • Thread assignment in multicore/multithreaded processors: A statistical approach  Open access

     Radojkovic, P.; Carpenter, P.; Moreto, M.; Cakarevic, V.; Verdu, J.; Pajuelo, M.A.; Cazorla, F. J.; Nemirovsky, M.; Valero, M.
    IEEE transactions on computers
    Vol. 65, num. 1, p. 256-269
    DOI: 10.1109/TC.2015.2417533
    Date of publication: 2016-01-01
    Journal article
    Loading...
    Access to the full text
  • Thread assignment of multithreaded network applications in multicore/multithreaded processors  Open access

     Radojkovic, P.; Cakarevic, V.; Verdu, J.; Pajuelo, M.A.; Cazorla, F. J.; Nemirovsky, M.; Valero, M.
    IEEE transactions on parallel and distributed systems
    Vol. 24, num. 12, p. 2513-2525
    DOI: 10.1109/TPDS.2012.311
    Date of publication: 2013-12
    Journal article
    Loading...
    Access to the full text
  • Measuring operating system overhead on Sun UltraSparc T1 processor  Open access

     Radojkovic, P.; Cakarevic, V.; Verdu, J.; Pajuelo, M.A.; Gioiosa, R.; Cazorla, F. J.; Nemirovsky, M.; Valero, M.
    International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems
    p. 1-4
    Presentation's date: 2009-07
    Presentation of work at congresses
    Loading...
    Access to the full text
  • Measuring operating system overhead on CMT processors  Open access

     Radojkovic, P.; Cakarevic, V.; Verdu, J.; Pajuelo, M.A.; Gioiosa, R.; Cazorla, F. J.; Nemirovsky, M.; Valero, M.
    International Symposium on Computer Architecture and High Performance Computing
    p. 133-140
    DOI: 10.1109/SBAC-PAD.2008.19
    Presentation's date: 2008-10-29
    Presentation of work at congresses
    Loading...
    Access to the full text
  • Understanding the overhead of the spin-lock loop in CMT architectures  Open access

     Cakarevic, V.; Radojkovic, P.; Verdu, J.; Gioiosa, R.; Pajuelo, M.A.; Cazorla, F. J.; Nemirovsky, M.; Valero, M.
    Workshop on the Interaction between Operating Systems and Computer Architecture
    p. 1-10
    Presentation's date: 2008-06-18
    Presentation of work at congresses
    Loading...
    Access to the full text
  • Overhead of the spin-lock loop in UltraSPARC T2  Open access

     Cakarevic, V.; Radojkovic, P.; Cazorla, F. J.; Gioiosa, R.; Nemirovsky, M.; Valero, M.; Pajuelo, M.A.; Verdu, J.
    HiPEAC Industrial Workshop
    p. 1-2
    Presentation's date: 2008-06-04
    Presentation of work at congresses
    Loading...
    Access to the full text